Principal Engineer-Computer Aided Design (CAD)
Company Description Microchip Technology Inc. is a leading provider of embedded control applications. Our product portfolio comprises general purpose and specialized 8-bit, 16-bit, and 32-bit microcontrollers, 32-bit microprocessors, field-programmable gate array (FPGA) products, a broad spectrum of high-performance linear, mixed-signal, power management, thermal management, radio frequency (RF), timing, safety, security, wired connectivity and wireless connectivity devices, as well as serial Electrically Erasable Programmable Read Only Memory (EEPROM), Serial Flash memories, Parallel Flash memories, and serial Static Random Access Memory (SRAM). We also license Flash-IP solutions that are incorporated in a broad range of products. Job Description The CAD group at Microchip offers global support for multiple technology nodes and tools used in product development providing innovative solutions for the design community. The candidate will focus on flow development and support for back end physical verification. If you have a solid software background and are interested in supporting semiconductor chip design, this maybe the job for you. Expertise using Siemens Calibre and/or Cadence Pegasus DRC, LVS and PERC tools is paramount. Candidate should not only know how to run the tools and debug results, but also have strengths in developing the verification run decks and in automating flow/procedures. An overall strong understanding in both the digital and analog sides of design is important to be effective, since development and support work will span a variety of design styles. Additionally, both circuit/electrical and layout/physical knowledge is important. The candidate will:
Develop physical verification regression test cases to QA physical verification decks Support Layout and Design engineers with physical verification activities using verification tools such as Siemens Calibre, Cadence Pegasus, or Synopsys Hercules Utilize Knowledge of advanced EDA methods to support ESD, ERC, Voltage-Aware DRC, via doubling methodologies, etc. Work with Technology Development and Device Engineering to develop DRC rules, additional devices, and design for manufacturability checks Develop rule decks as needed to support flow Verify and enhance foundry rule decks Support remote sites worldwide with layout verification activities Support debug of physical verification issues Work as a member of team to develop flows to improve quality and reliability of devices Job Requirements 8.5
years developing and supporting physical verification activities In depth knowledge of Calibre DesignRev scripting Fluent with SVRF and TVF Accomplished at debugging PV issues with RVE, Vue or other EDA visualizer Familiar with customizing Calibre Interactive Skilled with Tcl/Tk, Perl, Python, and other programming languages, inside and outside of EDA tools Solid knowledge of layout rules and concepts, device identification concepts, and foundry rules Strong knowledge of Design for Manufacturing solutions affecting quality, reliability, and yield of designs Prefer extensive knowledge of Calibre/Pegasus/Hercules syntax and semantics, or similar layout verification tool Strong knowledge of Cadence Virtuoso and/or CalibreDRV Prefer Extraction, Reliability and Dynamic Noise related knowledge Excellent verbal and written communication and interpersonal skills The tasks this candidate will be assigned tasks depending on their experience. There are several areas in which we are shorthanded. Potential task assignments would include:
Building of regression test cases for several PDKs of various process technologies Supporting 4nm to 600nm PDKs from TSMC, Global Foundries, Vanguard, Dongbu, Magnachip, etc. Calibre/Pegasus PERC - several PDKs still require PERC setup.
Salary Range:
$150K -- $200K
Minimum Qualification
Hardware DevelopmentEstimated Salary: $20 to $28 per hour based on qualifications.
Develop physical verification regression test cases to QA physical verification decks Support Layout and Design engineers with physical verification activities using verification tools such as Siemens Calibre, Cadence Pegasus, or Synopsys Hercules Utilize Knowledge of advanced EDA methods to support ESD, ERC, Voltage-Aware DRC, via doubling methodologies, etc. Work with Technology Development and Device Engineering to develop DRC rules, additional devices, and design for manufacturability checks Develop rule decks as needed to support flow Verify and enhance foundry rule decks Support remote sites worldwide with layout verification activities Support debug of physical verification issues Work as a member of team to develop flows to improve quality and reliability of devices Job Requirements 8.5
years developing and supporting physical verification activities In depth knowledge of Calibre DesignRev scripting Fluent with SVRF and TVF Accomplished at debugging PV issues with RVE, Vue or other EDA visualizer Familiar with customizing Calibre Interactive Skilled with Tcl/Tk, Perl, Python, and other programming languages, inside and outside of EDA tools Solid knowledge of layout rules and concepts, device identification concepts, and foundry rules Strong knowledge of Design for Manufacturing solutions affecting quality, reliability, and yield of designs Prefer extensive knowledge of Calibre/Pegasus/Hercules syntax and semantics, or similar layout verification tool Strong knowledge of Cadence Virtuoso and/or CalibreDRV Prefer Extraction, Reliability and Dynamic Noise related knowledge Excellent verbal and written communication and interpersonal skills The tasks this candidate will be assigned tasks depending on their experience. There are several areas in which we are shorthanded. Potential task assignments would include:
Building of regression test cases for several PDKs of various process technologies Supporting 4nm to 600nm PDKs from TSMC, Global Foundries, Vanguard, Dongbu, Magnachip, etc. Calibre/Pegasus PERC - several PDKs still require PERC setup.
Salary Range:
$150K -- $200K
Minimum Qualification
Hardware DevelopmentEstimated Salary: $20 to $28 per hour based on qualifications.
|
|
 | |
